

Preparing for Extreme Heterogeneity in High Performance Computing

Jeffrey S. Vetter

With many contributions from ACSR Section and Colleagues

19th Workshop on HPC in Meteorology
21 Sep 2021
ECMWF (Virtual)

ORNL is managed by UT-Battelle, LLC for the US Department of Energy



<https://www.ornl.gov/section/advanced-computing-systems-research> (<https://j.mp/acsr>)
vetter@computer.org

Congratulations on your new data center!

Wish I could be there in person to chat and for a tour 😊



September 14, 2021


In January 2020, the European Centre for Medium-Range Weather Forecasts (ECMWF) – a juggernaut in the weather forecasting scene – signed a four-year, \$89-million contract with European tech firm Atos to quintuple its supercomputing capacity. With the deal approaching the two-year mark, ECMWF has announced that the datacenter that will host the center’s new supercomputers has opened in Bologna. This new facility, along with new ECMWF offices in Bonn, also marks the ECMWF’s expansion from its sole site in the UK into a multi-site organization with international presence.



Highlights

Recent trends in computing paint an ambiguous future for architectures

- Power constraints initially drove architectural changes
- Now, vendors are forced to use 2-3 foundries if they want access to leading-edge CMOS production
 - Forces vendors to add value with domain specific architectures by specializing processors, node design, memory systems, I/O
- Explosion of new architectures
 - Devices: GPUs, FPGAs, DSPs, SoCs
 - Deployment: HPC, AI, Edge, Cloud
 - OpenHW: RISC-V
- **Entering an era of Extreme Heterogeneity**



As a result, applications and software systems are all reaching a state of crisis

- Proliferation of diverse and often immature programming ecosystems
 - In fact, programming and operating systems need major investment to address current and future architectural changes
- Applications will not be *functionally* or performance portable across architectures
- Additionally, procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- **Complexity is our main challenge**
- **This is a crisis!**

Programming systems must provide performance portability (beyond functional portability)!!

- Ultimately, we should strive for '*Write once, perform satisfactorily anywhere*'
 - Descriptive models of parallelism and data movement
 - Introspective runtime systems
 - Layered, modular, open-source approaches required
 - Performance prediction tools for design, procurement, and operations
- **Examples**
 - ECP investments in LLVM
 - FORTRAN with GPU offloading
 - Introspective Runtime Systems
 - Programming FPGAs
 - Without Verilog

Time for a short poll...

History (circa 2010)

Q: Think back 10 years.

How many of you would have predicted that many of our top HPC systems would be heterogeneous (GPU-based) architectures?

Yes

No

Revisionists 😊

Future (circa 2030)

Q: Think forward 10 years.

How many of you predict that our top 100 HPC systems will have the following architectural features?

***Assume* general purpose multicore CPU**

GPU

FPGA/Reconfigurable processor

Neuromorphic processor

Deep learning processor

Quantum processor

RISC-V processor

Some new unknown processor

All/some of the above in one SoC

Implications for Applications Teams

Q: Now, imagine you are building a new application with an expected ~3M LOC and 20 team members over the next 10 years.

What on-node programming model/system do you use to future-proof your app?

Assume C and C++

Fortran XX

CUDA, cu***, HIP, OpenCL

Directives: OpenMP, OpenACC

Python, Julia, Rust, R, Matlab, etc

Metaprogramming, DSEL, etc (e.g., AMP, Kokkos, RAJA, SYCL)

Domain Specific Language (e.g., Claw, Hallide, PySL) or Domain Specific Framework (e.g., Petsc, AMReX)

Legion, Charm++, HPX, OmpSs, Star-P, etc

Some new unknown programming approach

Some combination of the above

Motivating Trends

Business climate reflects this uncertainty, cost, complexity, consolidation

designlines WIRELESS & NETWORKING

Blog

IC Merc

Dylan McGr

12/2/2015 10:1

1 comments

Like 10

With the ann

PMC-Sierra,

acquisitions

The wave of

semiconduct

designlines AUTOMOTIVE

News & Analysis

Foundries' Sales Show Hard Times Continuing

Peter Clarke

5/23/2016 09:33 PM EDT

2 comments

Intel to acquire Altera for \$54 a share

Avago Agrees to Buy Broadcom for \$37 Billion

By MICHAEL J. de la MERCED and CHAD BRAY MAY 26, 2015



Qualcomm to Acquire NXP Semiconductors for \$38.5 Billion

By CHAD BRAY and QUENTIN HARDY OCT. 27, 2016

In Intel's Arduous Journey to 10 nm, Moore's Law Comes Up Short

Dairis Latimer, Technical Advisor, Red Oak Consulting | August 30, 2018 11:53 CEST

SANDISK COMPLETES ACQUISITION OF FUSION IO

With a

facin

itself

JUL 22, 2014

AC

MILF

anno

Western Digital Now A Storage Powerhouse With SanDisk Acquisition

range solutions, today of flash-based PCIe datacenters. go-to-market talent of president solutions in

SEMICONDUCTOR ENGINEERING

Home > Manufacturing, Design & Test > Uncertainty Grows For 5nm, 3nm

MANUFACTURING, DESIGN & TEST

Uncertainty Grows For 5nm, 3nm

797 74

Nanosheets and nanowire FETs under development costs are skyrocketing. New packaging options could provide an alternative.

DECEMBER 19TH, 2016 - BY: MARK LAPEDUS

As several

processes,

for 5nm ar

speed ahe

TSMC rece

at a cost of

manuactu

out in 2021

including €

looking at:

Both 5nm

challenges

are murky,

are alike.

Regardless

chipmaker

complexity

of course,

10nm in th

producer

sources. In

sources sa

is extenc

designlines SoC

News & Analysis

TSMC Grows Share of Foundry Business

Repercussions of Samsung's bu

Alan Patterson

10/13/2016 09:38 AM EDT

Post a comment

20 G+

TAIPEI — Taiwan Semiconductor Manufactu

increased its share of the foundry business to

on better than expected demand for smartph

quarter.

"In the third quarter, we gained market share

technology nodes," according to TSMC Co-C

speaking at a Taipei event to announce the c

#BUSINESS NEWS NOVEMBER 19, 2017 / 7:57 PM / UPDATED 21 MINUTES AGO

Marvell Technology to buy rival chipmaker Cavium for \$6 billion

Marvell Technology C

al Cavium Inc (CAVM

activity business in a

Press Release

Nvidia To Acquire Chip Designer Arm Holdings From SoftBank for as Much as \$40 Billion

Published: Sept. 21, 2020 at 1:52 p.m. ET

0

The MarketWatch News Department was not involved in the creation of this content.

Tech giant ARM Holdings sold to Japanese firm for £24bn

SoftBank to sell 25% of Arm to Saudi-backed fund

Britain's largest tech firm, which deal including UK jobs guarantee

largest tech company into \$100bn Vision Fund



EXCLUSIVE

Amazon Is Becoming an AI Chip Maker, Speeding Alexa Responses

By Aaron Tilley Feb. 12, 2018 7:00 AM PST · Comments by Yonatan Raz

Nvidia Wins Mellanox Stakes for \$6.9 Billion

By Doug Black

March 11, 2019

The long GPU chip performance reported

Reports Nvidia h

Broadco

October 8, 2020, 9:25 PM EDT Updated on October 9, 2020, 10:27 AM EDT

► A takeover of Xilinx could be valued at about \$30 billion

► AMD would gain a bigger foothold in 5G and AI markets

Toshiba to sell 'minority stake' in chip business to Western Digital

In April/June 2016, Toshiba had a 20.4% share in global NAND flash memory r

TOM SIMONITE BUSINESS 11.27.18 08:12 PM


NEW AT AMAZON: ITS OWN CHIPS FOR CLOUD COMPUTING



LIVE ON BLOOMBERG Watch Live TV Listen to Live Radio



Sixth Wave of Computing



<http://www.kurzweilai.net/exponential-growth-of-computing>

Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices

Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices

Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

Emerging Technologies


- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - DNA Storage
 - Advanced Digital
 - Emerging Memory Devices

Quantum computing: Qubit design and fabrication have made recent progress but still face challenges

Science 354, 1091 (2016) – 2 December

A bit of the action

In the race to build a quantum computer, companies are pursuing many types of quantum bits, or qubits, each with its own strengths and weaknesses.



Superconducting loops

A resistance-free current oscillates back and forth around a circuit loop. An injected microwave signal excites the current into superposition states.

Longevity (seconds)
0.00005

Logic success rate
99.4%

Number entangled
9

Company support


Google, IBM, Quantum Circuits

Pros

Fast working. Build on existing semiconductor industry.

Cons

Collapse easily and must be kept cold.



Trapped ions

Electrically charged atoms, or ions, have quantum energies that depend on the location of electrons. Tuned lasers cool and trap the ions, and put them in superposition states.

>1000


99.9%

14

ionQ

Very stable. Highest achieved gate fidelities.

Slow operation. Many lasers are needed.



Silicon quantum dots

These "artificial atoms" are made by adding an electron to a small piece of pure silicon. Microwaves control the electron's quantum state.

0.03


~99%

2

Intel

Stable. Build on existing semiconductor industry.

Only a few entangled. Must be kept cold.



Topological qubits

Quasiparticles can be seen in the behavior of electrons channeled through semiconductor structures. Their braided paths can encode quantum information.

N/A


N/A

N/A

Microsoft, Bell Labs

Greatly reduce errors.

Existence not yet confirmed.



Diamond vacancies

A nitrogen atom and a vacancy add an electron to a diamond lattice. Its quantum spin state, along with those of nearby carbon nuclei, can be controlled with light.

10

99.2%

6

Quantum Diamond Technologies

Can operate at room temperature.

Difficult to entangle.

Note: Longevity is the record coherence time for a single qubit superposition state, logic success rate is the highest reported gate fidelity for logic operations on two qubits, and number entangled is the maximum number of qubits entangled and capable of performing two-qubit operations.

The National Academies of
SCIENCES · ENGINEERING · MEDICINE

CONSENSUS STUDY REPORT

QUANTUM COMPUTING Progress and Prospects




FIGURE 7.4 An illustration of potential milestones of progress in quantum computing. The arrangement of milestones corresponds to the order in which the committee thinks they are likely to be achieved; however, it is possible that some will not be achieved, or that they will not be achieved in the order indicated.

DNA Storage

DNA data storage might sound futuristic, but it's on the immediate horizon

By Joel Khalili June 28, 2021

A single gram of DNA is capable of storing 215 PB of data



(Image credit: Pixabay)

As the quantity of data generated worldwide continues to expand at an aggressive rate, researchers are looking for ultra-dense and ultra-durable storage technologies capable of housing it all.

For example, Microsoft is examining the possibility of using lasers to etch data into quartz glass, or storing information in hologram form inside crystals. New developments in the field of tape storage, the current leading choice for archival use cases, are also promising.

However, one new storage medium in particular appears to have all the necessary attributes: deoxyribonucleic acid, or DNA. Researchers have found a single gram of DNA is capable of storing 215 PB (220,000 TB) of data.


- One gram of DNA can store 215 PB of data
- “Early adopters of DNA data storage are likely to be applications where they have
 - Write Once, Read Never (WORN) or
 - Write Once, Read Seldom if Ever (WORSE) data.”

DNA DATA STORAGE ALLIANCE

Our mission is to create and promote an interoperable storage ecosystem based on DNA as a data storage medium

LEARN MORE

4 THE DIGITAL DATA TO DNA PIPELINE



Fun Question about Future Technologies: when was the field effect transistor patented?

Lilienfeld patents field effect transistor, October 8, 1926

Jessica MacNeil - October 08, 2018


6 Comments

On this day in tech history, JE Lilienfeld filed a patent for a three-electrode structure using copper-sulfide semiconductor material, known today as a field-effect transistor.



Lilienfeld's patent for a "method and apparatus for controlling electric currents" was granted on January 28, 1930.

According to the patent, his invention was for controlling the flow of electric current between two terminals of a conducting solid by establishing a third potential barrier, for the amplification of oscillating currents like those of vacuum tubes.



Moral of this story
It may take decades for a new technology to be manufacturable, economical, and usable, if ever.

Google Patents lilienfeld controlling electric curr... 1 of 25

← Back to results controlling; electric; currents; Assignee: lilienfeld;

Method and apparatus for controlling electric currents

Images (1)

US1745175A
United States

Download PDF Find Prior Art Similar

Inventor: Lilienfeld Julius Edgar

Worldwide applications
1925 - CA 1926 - US

Application US140363A events

- 1925-10-22 • Priority to CA272437T
- 1926-10-08 • Application filed by Lilienfeld Julius Edgar
- 1930-01-28 • Application granted
- 1930-01-28 • Publication of US1745175A
- 1947-01-28 • Anticipated expiration
- 2020-02-16 • Application status is Expired - Lifetime

amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor

- H01L29/78681 Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIbV or AIIbVI or AIVbVI semiconductor materials, or Se or Te

Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement


Architectural Specialization and Integration

- Use CMOS (compatible) technology more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory and storage system design

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices


Various Markets are Already Specialized – HPC underway



All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information pro

Qualcomm 855 SoC (SM8510P) Snapdragon™

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group



<https://excl.ornl.gov/>





- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine
\$ ssh -Y mcmurdo
- Setup Android platform tools and development environment
\$ source /home/nax/setup_android.source
- Run Hello-world on ARM cores
\$ git clone <https://code.ornl.gov/nax/helloworld-android>
\$ make compile push run
- Run OpenCL example on GPU
\$ git clone <https://code.ornl.gov/nax/opencl-img-processing>
• Run Sobel edge detection

<https://excl.ornl.gov/>

NVIDIA Jetson AGX Xavier SoC

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment





Example: Qualcomm Snapdragon Architecture and Programming

Snapdragon Programming Models

- ARM Kryo CPU: C/C++ with OpenMP
- Adreno GPU: OpenCL, OpenGL, Vulkan, and DirectX
- Hexagon DSP: C/C++ and Assembly language
- Spectra ISP, MDSP, NPU: custom Qualcomm API

Hexagon DSP SDK



Future -> Open Source Hardware Enables a Rapid Design of Specialized Chips and Effectively Mass Customization



RISC-V Ecosystem

Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Commercial software:

Lauterbach, Segger, Micrium, ExpressLogic, ...

Software



ISA specification

Hardware

Open-source cores:

Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ...



Commercial cores:

Andes, Bluespec, Codaip, Cortus, Nuclei, SiFive, ...



IDEA/POSH End State – A Universal Hardware Compiler

```
$ git clone https://github.com/darpa/idea
$ git clone https://github.com/darpa/posh
$ cd posh
$ make soc42
```



Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)


23

A. Olofsson, 2018

Open-source computing

A new blueprint for microprocessors challenges the industry's giants

RISC-V is an alternative to proprietary designs




Print edition | Science and technology >
Oct 3rd 2019




MOST MICROPROCESSORS—the chips that do the grunt work in computers—are built around designs, known as instruction-set architectures (ISAs), which are owned either by Intel, an American giant, or by Arm, a Japanese one. Intel's ISAs power desktop computers, servers and laptops. Arm's power phones, watches and other mobile devices. Together, these two firms dominate the market. Almost every one of the 5.1bn mobile phones on the planet, for example, relies on an Arm-designed ISA. The past year, however, has seen a boomlet in chips made using an ISA called RISC-V. If boomlet becomes boom, it may change the chip industry dramatically, to the detriment of Arm and Intel, because unlike the ISAs from those two firms, which are proprietary, RISC-V is available to anyone, anywhere, and is free.

An ISA is a standardised description of how a chip works at the most basic level, and instructions for writing software to run on it. To draw an analogy, a house might have two floors or three, five bedrooms or six, one bathroom or two. That is up to the architect. An ISA, however, is the equivalent of insisting that the same sorts of electrical sockets and water inlets and outlets be put in the same places in every appropriate room, so that an electrician or a plumber can find them instantly and carry the correct kit to connect to them.


DOE HPC Roadmap to Exascale Systems



Frontier: The OLCF 2021 Exascale computer




Frontier Node Architecture



AMD GPU
(ORNL)

2 nodes per
blade



COPYRIGHT 2020 HPE

Take away message →



During this Sixth Wave transition, Complexity is our major challenge!

Architecture

- How do we design future systems so that they are better than current systems on important applications?
- Simulation and modeling are more difficult
- Entirely possible that the new system will be slower than the old system!
- Expect 'disaster' procurements

Programmability

- How do we design applications with some level of performance portability?
- Software lasts much longer than transient hardware platforms
- Proper abstractions for flexibility and efficiency
- Adapt or die



Final Report on Workshop on Extreme Heterogeneity : <https://doi.org/10.2172/1473756>

Semiconductor Research Corp Decadal Plan: <https://www.src.org/about/decadal-plan/>

NITRD Software in the Era of Extreme Heterogeneity (Sep 2020) <https://www.nitrd.gov/nitrdgroups/index.php?title=Software-Extreme-Heterogeneity>

Software Strategies for Extreme Heterogeneity



Strategies for Programming Systems in this Era of Rapidly Designed, Diverse Architectures

Goals

- Strive for 'Write one, run anywhere'
- Descriptive models of parallelism and data movement that enable effective code generation
- Introspective runtime systems
- Layered, modular, open source approaches required
 - One organization can't do it all

Examples

- Contributing to LLVM
 - FORTRAN with GPU offloading
- Programming FPGAs
 - Without Verilog
- Memory systems are changing too
 - Language support for NVM

The Open Source LLVM Compiler Ecosystem for Heterogeneous Computing

The three technical areas in ECP have the necessary components to meet national goals

Performant mission and science applications @ scale

Foster application development

Ease of use

Diverse architectures

HPC leadership

Application Development (AD)

Develop and enhance the predictive capability of applications critical to the DOE

Software Technology (ST)

Produce expanded and vertically integrated software stack to achieve full potential of exascale computing

Hardware and Integration (HI)

Integrated delivery of ECP products on targeted systems at leading DOE computing facilities

25 applications ranging from national security, to energy, earth systems, economic security, materials, and data

80+ unique software products spanning programming models and run times, math libraries, data and visualization

6 vendors supported by PathForward focused on memory, node, connectivity advancements; deployment to facilities

ECP is Improving the LLVM Compiler Ecosystem




LLVM	+ SOLLVE	+ PROTEAS-TUNE	+ FLANG	+ HPCToolkit	+ NNSA	Vendors
<ul style="list-style-type: none"> •Very popular open-source compiler infrastructure •Permissive license •Modular, well-defined IR allows use by a lot of different languages, ML frameworks, etc. •Backend infrastructure allowing the efficient creation of backends for new (heterogeneous) hardware. •A state-of-the-art C++ frontend, CUDA support, scalable LTO, sanitizers and other debugging capabilities, and more. 	<ul style="list-style-type: none"> •Enhancing the implementation of OpenMP in LLVM •Unified memory •Prototype OMP features for LLVM •OMP Optimizations •OMP test suite •Tracking OMP implementation quality •Training 	<ul style="list-style-type: none"> •Core optimization improvements to LLVM •OpenMP offload •OpenACC capability for LLVM •Clacc •Flacc •Autotuning for OpenACC and OpenMP in LLVM •Integration with Tau performance tools •SYCL characterizing and benchmarking •Leading LLVM-DOE fork •Training 	<ul style="list-style-type: none"> •Developing an open-source, production Fortran frontend •Upstream to LLVM public release •Support for OpenMP and OpenACC •Recently approved by LLVM •Initial implementation of serial F77 compiler for CPUs under review 	<ul style="list-style-type: none"> •Improvements to OpenMP profiling interface OMPT •OMPT specification improvements •Refine HPCT for OMPT improvements 	<ul style="list-style-type: none"> •Enhancing LLVM to optimize template expansion for FlexCSI, Kokkos, RAJA, etc. •Flang testing and evaluation •Kitsune and Tapir 	<ul style="list-style-type: none"> •Increasing dependence on LLVM •Many vendors import and redistribute LLVM •Contributions and collaborations with many vendors through LLVM •AMD •ARM •Cray •HPE •IBM •Intel •NVIDIA

Active involvement with broad LLVM community: LLVM Dev, EuroLLVM
ECP personnel had 10+ presentations at the 2020 Dev Meeting



Leveraging LLVM Ecosystem to Meet a Critical ECP (community) need : FORTRAN

- Fortran support continues to be an ongoing requirement
- Flang project started in NNSA funding NVIDIA/PGI to open source compiler front-end into LLVM ecosystem
- SOLLVE is improving OpenMP dialect, implementation, and core optimizations
- PROTEAS-TUNE is creating OpenACC dialect and improving MLIR
- ECP projects are contributing many changes upstream to LLVM core, MLIR, etc
- Many others are contributing: backends for processors, optimizations in toolchain, ...
 - Google contributed MLIR




Performance of OpenMP Offload in QMCPACK

<https://github.com/QMCPACK/miniqmc/wiki/OpenMP-offload#passfail-dashboard>

Compiler	Clang 11
device	NVIDIA
math header conflict	Pass
complex arithmetic	Pass
math linker error	Pass
declare target static data	Pass
static linking	Fail
Async tasking	FC
multiple stream	Pass
check_spo	Pass
check_spo_batched	Pass
miniqmc_sync_move	Pass

Most compilers meet functionality needs.

Performance with IBM XL and LLVM clang OpenMP from Aug 2020 from QMCPACK Highlight




LLVM/Clang outperforms IBM XL on summit and is widely available.

- QMCPACK tracks performance of latest OpenMP implementations available on ECP systems
- Rapid development of LLVM OpenMP has shown significant promise; better performance than IBM XL

ECP LLVM Integration and Deployment

<https://github.com/llvm-doe-org/llvm-project>

- Projects contribute directly to LLVM monorepo
- Develop an integrated a DOE LLVM distribution
 - Integrating different ECP projects using LLVM
 - CI on target architectures
 - Shared vehicle for improvements in LLVM
 - Increased collaboration within ECP and DOE
- Operations
 - DOE LLVM distro will be closely maintained fork of LLVM mono repo
 - Multiple branches of individual ECP projects will exist at git branches
 - Branches will be integrated into DOE LLVM
- Periodic upstreaming and patching of major functionality to LLVM monorepo




Introspective Runtime Systems

No De Facto Standard for Heterogeneous Programming

- ORNL Experimental Computing Laboratory (ExCL) systems*

Systems	Snapdragon	Jetson	Zynq	DGX			Oswald		Summit	Frontier	
CPU	ARM	ARM	ARM	I	I	I	I	I	IBM	AMD	
GPU	Qualcomm	NVIDIA		NVIDIA			NV	NV	NVIDIA	AMD	AMD
FPGA			Xilinx				Intel	Intel			
DSP	Qualcomm										



* ORNL ExCL: <https://excl.ornl.gov/>

We Need Portability in Heterogeneous Programming


- Not portable program across different HW configurations

Systems	Snapdragon	Jetson	Zynq	DGX			Oswald		Summit	Frontier
CPU	ARM	ARM	ARM	I	I	I	I	I	IBM	AMD
GPU	Qualcomm	NVIDIA		NVIDIA			NV	NV	NVIDIA	AMD AMD
FPGA			Xilinx				Intel	Intel		
DSP	Qualcomm									




IRIS Runtime System: Orchestrating Multiple Architectures and Programming Systems

• The IRIS Architecture



- Compilers
 - High level application → IRIS unified host code + native kernels
- Dynamic Platform Loader
 - Automatically discover all available accelerators and their programming systems
- Task Scheduler
 - Task: memory copy + kernel launch
 - DAG-style tasks graph across multiple devices
 - Device selection policies
- Shared Virtual Device Memory (SVDM)
 - An Illusion of single logical device memory across all physical device memories
 - Multiple local copies on multiple device memories (relaxed consistency model)


Unified Host + Multiple Native Kernels + Shared VDM → *Flexible Task Scheduling & Portable Application*



- A task can be freely scheduled and run on any device.
- An IRIS application is portable across different heterogeneous systems.


Task Scheduling in IRIS

- A task
 - A scheduling unit
 - Contains multiple in-order commands
 - Kernel launch command
 - Memory copy command (device-to-host, host-to-device)
 - May have DAG-style dependencies with other tasks
 - Enqueued to the application task queue with a device selection policy
 - Available device selection policies
 - Specific Device (compute device #)
 - Device Type (CPU, GPU, FPGA, XeonPhi)
 - Profile-based
 - Locality-aware
 - Ontology-base
 - Performance models (Aspen)
 - Any, All, Random, 3rd-party users' custom policies
- The task scheduler dispatches the tasks in the application task queue to available compute devices
 - Select the optimal target compute device according to task's device selection policy



SAXPY Example on Xavier

- Computation
 - $S[] = A * X[] + Y[]$
- Two tasks
 - $S[] = A * X[]$ on NVIDIA GPU (CUDA)
 - $S[] += Y[]$ on ARM CPU (OpenMP)
 - $S[]$ is shared between two tasks
 - Read-after-write (RAW), true dependency
- Low-level Python IRIS host code + CUDA/OpenMP kernels
 - saxpy.py
 - kernel.cu
 - kernel.openmp.h



SAXPY: Python host code & CUDA kernel code

saxpy.py (1/2)

```
#!/usr/bin/env python

import iris
import numpy as np
import sys

iris.init()

SIZE = 1024
A = 10.0

x = np.arange(SIZE, dtype=np.float32)
y = np.arange(SIZE, dtype=np.float32)
s = np.arange(SIZE, dtype=np.float32)

print 'X', x
print 'Y', y

mem_x = iris.mem(x.nbytes)
mem_y = iris.mem(y.nbytes)
mem_s = iris.mem(s.nbytes)
```

saxpy.py (2/2)

```
kernel0 = iris.kernel("saxpy0")
kernel0.setmem(0, mem_s, iris.iris_w)
kernel0.setint(1, A)
kernel0.setmem(2, mem_x, iris.iris_r)

off = [ 0 ]
ndr = [ SIZE ]

task0 = iris.task()
task0.h2d_full(mem_x, x)
task0.kernel(kernel0, 1, off, ndr)
task0.submit(iris.iris_gpu)

kernel1 = iris.kernel("saxpy1")
kernel1.setmem(0, mem_s, iris.iris_rw)
kernel1.setmem(1, mem_y, iris.iris_r)

task1 = iris.task()
task1.h2d_full(mem_y, y)
task1.kernel(kernel1, 1, off, ndr)
task1.d2h_full(mem_s, s)
task1.submit(iris.iris_cpu)

print 'S =', A, '* X + Y', s

iris.finalize()
```





kernel.cu (CUDA)

```
extern "C" __global__ void saxpy0(float* S, float
A, float* X) {
    int id = blockIdx.x * blockDim.x + threadIdx.x;
    S[id] = A * X[id];
}

extern "C" __global__ void saxpy1(float* S,
float* Y) {
    int id = blockIdx.x * blockDim.x + threadIdx.x;
    S[id] += Y[id];
}
```

Evaluation

Kernel Launch Overhead



Systems	Snapdragon	AMD	Summit
CPU	ARM OpenMP	AMD OpenMP	IBM OpenMP
GPU	Qualcomm OpenCL	AMD HIP	NVIDIA CUDA
DSP	Qualcomm Hexagon		

Reconfigurable Computing with FPGAs

FPGA Computing

Benefits

- Can provide excellent performance and power advantages
 - For specific workloads
 - For certain real-time and signal processing tasks, they are indispensable
- Can provide domains specific acceleration
 - Mass customization
 - 17b math ?



Challenges


- Programmability and Portability Issues
 - Best performance for FPGAs requires writing Hardware Description Languages (HDLs) such as VHDL and Verilog; too complex and low-level
 - HDL requires substantial knowledge on hardware (digital circuits).
 - Programmers must think in terms of a state machine.
 - HDL programming is a kind of digital circuit design.
 - High-Level Synthesis (HLS) to provide better FPGA programmability
 - SRC platforms, Handel-C, Impulse C-to-FPGA compiler, Xilinx Vivado (AutoPilot), FCUDA, etc.
 - None of these use a portable, open standard.
- Reconfiguration time
- Cost (for high end FPGAs)

Standard, Portable Programming Models for Heterogeneous Computing

- OpenCL
 - Open standard portable across diverse heterogeneous platforms (e.g., CPUs, GPUs, DSPs, Xeon Phi, FPGAs, etc.)
 - Much higher than HDL, but still complex for typical programmers.
- Directive-based accelerator programming models
 - OpenACC, OpenMP4, etc.
 - Provide higher abstraction than OpenCL.
 - Most of existing OpenACC/OpenMP4 compilers target only specific architectures; none supports FPGAs.

Directive-based Strategy with OpenARC: Open Accelerator Research Compiler

- Open-Sourced, High-Level Intermediate Representation (HIR)-Based, Extensible Compiler Framework.
 - Perform source-to-source translation from OpenACC C to target accelerator models.
 - Support full features of OpenACC V1.0 (+ array reductions and function calls)
 - Support both CUDA and OpenCL as target accelerator models
 - Provide common runtime APIs for various back-ends
 - Built on top of Cetus compiler framework, equipped with various advanced analysis/transformation passes and built-in tuning tools.
 - OpenARC's IR provides an AST-like syntactic view of the source program, easy to understand, access, and transform the input program.
 - Can be used as a research framework for various study on directive-based accelerator computing.




FPGAs | Approach

- Design and implement an OpenACC-to-FPGA translation framework, which is the first work to use a standard and portable directive-based, high-level programming system for FPGAs.
- Propose FPGA-specific optimizations and novel pragma extensions to improve performance.
- Evaluate the functional and performance portability of the framework across diverse architectures (Altera FPGA, NVIDIA GPU, AMD GPU, and Intel Xeon Phi).

Baseline Translation of OpenACC-to-FPGA


- Use OpenCL as the output model and the Altera Offline Compiler (AOC) as its backend compiler.
- Translates the input OpenACC program into a host code containing HeteroIR constructs and device-specific kernel codes.
 - Use the same HeteroIR runtime system of the existing OpenCL backends, except for the device initialization.
 - Reuse most of compiler passes for kernel generation.

FPGA OpenCL Architecture




Kernel-Pipelining Transformation Optimization

- Kernel execution model in OpenACC
 - Device kernels can communicate with each other only through the device global memory.
 - Synchronizations between kernels are at the granularity of a kernel execution.
- Altera OpenCL channels
 - Allows passing data between kernels and synchronizing kernels with high efficiency and low latency



Kernel communications through global memory in OpenACC



Kernel communications with Altera channels



Kernel-Pipelining Transformation Optimization (2)

(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
  #pragma acc kernels loop gang worker present (a, b)
  for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker present (b, c)
  for(i=0; i<N; i++) {c[i] = b[i]; }
}
```

(b) Altera OpenCL code with channels


```
channel float pipe_b;
__kernel void kernel1(__global float* a) {
  int i = get_global_id(0);
  write_channel_altera(pipe_b, a[i]*a[i]);
}
__kernel void kernel2(__global float* c) {
  int i = get_global_id(0);
  c[i] = read_channel_altera(pipe_b);
}
```



Kernel-Pipelining Transformation Optimization (3)

(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
  #pragma acc kernels loop gang worker present (a, b)
  for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker present (b, c)
  for(i=0; i<N; i++) {c[i] = b[i]; }
}
```




Kernel-pipelining transformation

Valid under specific conditions




(c) Modified OpenACC code for kernel-pipelining

```
#pragma acc data copyin (a) pipe (b) copyout (c)
{
  #pragma acc kernels loop gang worker pipeout (b) present (a)
  For(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker pipein (b) present (c)
  For(i=0; i<N; i++) {c[i] = b[i];}
}
```




FPGA-specific Optimizations

- Single work-item
- Collapse
- Reduction
- Sliding window
- (Branch-variant code motion)
- (Custom unrolling)



Overall Performance of OpenARC FPGA Evaluation



FPGAs prefer applications with deep execution pipelines (e.g., FFT-1D and FFT-2D), performing much higher than other accelerators.

For traditional HPC applications with abundant parallel floating-point operations, it seems to be difficult for FPGAs to beat the performance of other accelerators, even though FPGAs can be much more power-efficient.

- Tested FPGA does not contain dedicated, embedded floating-point cores, while others have fully-optimized floating-point computation units.

Current and upcoming high-end FPGAs are equipped with hardened floating-point operators, whose performance will be comparable to other accelerators, while remaining power-efficient.

Recent results from Arria 10 and Stratix 10




Figure 1: Runtime performance (in seconds) of Sobel with different FPGA-specific optimizations applied. black bars indicate the multi-threaded approach, and orange bars indicate the single work-item approach (smaller is better).




Figure 3: Runtime performance (in seconds) of SRAD with different FPGA-specific optimizations applied. Blue bars indicate the multi-threaded approach, and orange bars indicate the single work-item approach (smaller is better).




Figure 2: Runtime performance (in seconds) of HotSpot with different FPGA-specific optimizations applied. Blue bars indicate the multi-threaded approach, and orange bars indicate the single work-item approach (smaller is better).

- nd: multi-threaded kernel
- numcX: number of compute units (X: replication factor)
- simdX: vectorization (X: replication factor)
- elim: kernel boundary elimination optimization
- coll collapse optimization
- swi: single work-item kernel
- redX: reduction optimization (X: unroll factor)
- swX: sliding window optimization (X: unroll factor)
- hoist: code motion optimization
- flat: 2D arrays manually flattened to 1D array.

Recap

Recent trends in computing paint an ambiguous future for architectures

- Power constraints initially drove architectural changes
- Now, vendors are forced to use 2-3 foundries if they want access to leading-edge CMOS production
 - Forces vendors to add value with domain specific architectures by specializing processors, node design, memory systems, I/O
- Explosion of new architectures
 - Devices: GPUs, FPGAs, DSPs, SoCs
 - Deployment: HPC, AI, Edge, Cloud
 - OpenHW: RISC-V

Entering an era of Extreme Heterogeneity



As a result, applications and software systems are all reaching a state of crisis

- Proliferation of diverse and often immature programming ecosystems
 - In fact, programming and operating systems need major investment to address current and future architectural changes
- Applications will not be *functionally* or performance portable across architectures
- Additionally, procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- **Complexity is our main challenge**
- **This is a crisis!**

Programming systems must provide performance portability (beyond functional portability)!!

- Ultimately, we should strive for *'Write once, perform satisfactorily anywhere'*
 - Descriptive models of parallelism and data movement
 - Introspective runtime systems
 - Layered, modular, open-source approaches required
 - Performance prediction tools for design, procurement, and operations
- **Examples**
 - ECP investments in LLVM
 - FORTRAN with GPU offloading
 - Introspective Runtime Systems
 - Programming FPGAs
 - Without Verilog

Experimental Computing Lab


- Lots of emerging archs
- <https://excl.ornl.gov>
- Visit us (post COVID 😊)
 - We host interns and other visitors year round
 - Faculty, grad, undergrad, high school, industry

Jobs at ORNL

- Visit <https://jobs.ornl.gov>

Contact me

vetter@ornl.gov



Final Report on Workshop on Extreme Heterogeneity

1. Maintaining and improving programmer productivity
 - Flexible, expressive, programming models and languages
 - Intelligent, domain-aware compilers and tools
 - Composition of disparate software components
- Managing resources intelligently
 - Automated methods using introspection and machine learning
 - Optimize for performance, energy efficiency, and availability
- Modeling & predicting performance
 - Evaluate impact of potential system designs and application mappings
 - Model-automated optimization of applications
- Enabling reproducible science despite non-determinism & asynchrony
 - Methods for validation on non-deterministic architectures
 - Detection and mitigation of pervasive faults and errors
- Facilitating Data Management, Analytics, and Workflows
 - Mapping of science workflows to heterogeneous hardware and software services
 - Adapting workflows and services to meet facility-level objectives through learning approaches

